

Advanced Computing Elements: HPC + AI +Q

Carlos Jaime BARRIOS HERNANDEZ, PhD.

cbarrios@uis.edu.co







Computo Avanzado y a Gran Escala Advanced and Large Scale Computing Research group





HPC/Advanced Computing Challenges

Infrastructure






HPC Ecosystem Elements



Software and Data

People

- Depreciable Hardware
- Appreciable Software
- Valuable Knowledge
- Friendly Partnerships











HPC SUPPORT ADVANCED COMPUTING

Non-Classical Computing

Classical Computing

Quantum Computing

Computing

New

Simulations

DL/ML

Vizualization











HPC Platform

Programming Approaches

Libraries

Directives

Programming Interpreters

Programming Languages

Accuracy and Acceleration

Easily Use

Maximum Flexibility

Development Environment Versions Store
Developer Hubs, Community
Platforms, Pipeline Environments

IDE Linux, Mac and Windows Debugging and Profiling Debuggers, Profiling and Performance Visualizers


(Open) Compiler Tool Chain

Linkers, Assembly in Open Source or Corporate Development


Enables compiling new languages to platforms, and languages to other architectures

System (HW/MW/SW)
Capabilities


Post Moore and Non-Von Newman



Novel Abstractions and Models



New Computing



Classical Computing

5

.





About Software

Massively Parallel Computing - HPC

Strict HPC

High Speed network
High Speed interconnection
between cores

High Performance Data Analysis

No High Speed network

Data Analytics

Deep Learning

Scientific Simulations

- •Computer Science, Artificial Intelligence and Data Science.
- Critical Infrastructure.
- •Cyberpsychology.
- •Engineering.
- •Engineering Technologies.
- •Intelligence and Security Studies.
- •Occupational Safety and Health.
- •Unmanned Systems.
- Digital Twins

From https://www.hpcwire.com/










About Software Stack



www.nvidia.com









Some HPC Skills (in Software)

HPC Programming Tools

Performance Monitoring	HPCC	Perfctr	IOR		PAPI/IPM	netperf
Development Tools	Cray® Compiler Environment (CCE)	10 THE RESERVE TO BE SHOWN IN CO.	Intel® Cluster Studio		I (PGI CDK)	GNU
Application Libraries	Cray® LibSci, LibSci_ACC	MVAPI	MVAPICH2		OpenMPI	Intel® MPI- (Cluster Studio)










Middleware Applications and Management

Resource Management / Job Scheduling	SLURM	Grid Engine	МОАВ	Altair PBS Pro	IBM Platform LSF	Torque/Maui
File System	NFS	Local FS (ext3, ext4,)	in Dani			Lustre
Provisioning	Cray® Advanced Cluster Engine (ACE) management software					
Cluster Monitoring	Cray ACE (iSCB and OpenIPMI)					
Remote Power Mgmt	Cray ACE					
Remote Console Mgmt	Cray ACE					









Operating System Linux (Red Hat, CentOS, SUSE)












Invaluable People













Humanware











Top Production Applications in Advanced Computing Systems




Source: https://www.g2.com/

Computer Architecture Support (i.e. QC Support)



CPU/GPU+TPU Platform




Good Points

- Coarse/Fine-Grained Processing
- Mixed Dense or Sparse Computation (ideal for A.I.)
- Numerical Methods addressed Large
 Dependencies (Memory Latency, Memory
 Bandwidth) and Regularity (ideal for simulations)
- Memory and FP advantages to simulate states or specific representation (as in the case of QC)

Bad Points

- Efficiency (*)
- Programmability
- Market Price (Now)
- (Very) Specific Use

Simulation + Visualization using CPU+GPU



Multi-GPU DSPH Analysis Project Video
N. Gutierrez, S. Gelvez, J. Chacon, I. Gitler and C.Barrios















Open Question 1: How to exploit better parallelism to support computing and visualization (Al and Simulation)?

Production visualization: "Pure Parallelism"

From: Hank Childs

Lawrence Berkeley Lab & UC Davis

Production visualization with "pure parallelism": same problems that processing

```
Pure parallelism emphasizes I/O and memory

High Cost (Efficiency, Performance, Energy)

Difficult to programming and use
```

```
Hardware Disruption

Accelerators (GPUs, ARM, Xeon Phi)


Specific Issues (i.e. TPUs, 3D Memory)
```

In Situ Strategies:

In Situ Strategy	Description	Negative Aspects		
Loosely coupled	Visualization and analysis run on concurrent resources and access data over network	Data movement costs Requires separate resources		
Tightly coupled	Visualization and analysis have direct access to memory of simulation code	Very memory constrained Large potential impact (performance, crashes)		
Hybrid	Data is reduced in a tightly coupled setting and sent to a concurrent resource	Complex Shares negative aspects (to a lesser extent) of others		

Loosely Coupled

- I/O layer stages data into secondary memory buffers, possibly on other compute nodes
- Visualization applications access the buffers and obtain data
- Separates visualization processing from simulation processing
- Copies and moves data




Demands Dynamic Memory



Thightly Coupled

- Custom visualization routines are developed specifically for the simulation and are called as subroutines
 - Create best visual representation
 - Optimized for data layout
- Tendency to concentrate on very specific visualization scenarios
- Write once, use once




Demands Dynamic Memory and a large amount of memory capabilities




Hybrid

- Simulation uses data adapter layer to make data suitable for general purpose visualization library
- Rich feature set can be called by the simulation
- Operate directly on the simulation's data arrays when possible
- Write once, use many times



Demands Dynamic Memory, a large amount of memory capabilities and specific algorithm approach

And In Transit?



Analysis and Visualization is run on I/O nodes that receive the full simulation results but write information from analysis or provide run-time visualization









time 1,998e+00 1,4985 0,99399 0,49949

Source: generated by code provided by VisLab Uni-KL. Rendered in Paraview.

Sergio Gelvez PhD. Thesis Visualisation Of Vector Fields In Parallel Environments: In-situ Approach Over Heterogeneous Architectures (Advising by K. Garth and C. J. Barrios, Collaborators: B. Raffin (INRIA), J. Hernández (UniAndes) and B. Hernández (NVIDIA)

Our Contribution

A (new) Algorithm Analytics

Performance evaluation for seeds, steps, buffer depth.

A definition of metrics.

A new, more detailed evaluation.

After those, a new algorithm.

Platforms with In-Situ and In-Transit Strategies

Tightly and Hybrid Approach

Exascale

Mixing Processing and Visualization Issues

Applications (Scientific Real Time)

GROMACS, NAMD, FlowVR...

High Availaible Autonomous Systems

Specific Libraries and Frameworks

Ultrascale Software

Special In-Situ Tools (NVIDIA® VisIt)

Deep Learning Applications

Data Movement














The (Post) Moore Era




After 120 years... The Moore's Law is Dead



Jack Dongarra

24

The Cambrian Explosion in Architecture for Al




Open Question 2: How to exploit Efficiently the Post Moore Architectures?

Virtualization or Containerization?

Virtualization

Our Contribution: Performance Impact in Effective Deployment



- Definition of Computing Efficiency:
 - In terms of Energy + "computing element" + processing
- **Definition of Post-Moore Era Architectures**
 - Parallelism Support + Efficiency + Sustainability?
- Methodology to Analyze and (to predict) the impact of containerization
- Practical Approach to Scheduling Performance **Evaluation**

Pablo Rojas Thesis « Study of the deployment and execution of applications on post-moore architectures » co-advising with L.A. Steffennel










Computo Avanzado y a Gran Escala



TPUs: Tensor Processing Units

Tensor Processing Unit (TPU) is an AI accelerator application-specific integrated circuit (ASIC) developed by Google and NVIDIA specifically for neural network machine learning







Source: NVIDIA

Google TPU

DPU Architecture



NVDIA DPU




Open Question 3: How to Achieve Efficiency and Scalability in HPC Architectures that Support AI and Big Data?

Two Approach to Contribute to Deal with the Question:

- Computing Architectural Approach
- Algorithm Approach


What is the problem?

The need to have increasingly efficient computational resources with better performance, among which are greater processing capacity and memory available for the execution of the training of these models...





New methods for training the model have been created to solve this problem, such as Model Parallelism, Data Parallelism, and Pipeline Parallelism. However, these methods have required increasingly specialized hardware that does not necessarily reduce the memory footprint, but distributes memory requirements across devices such as servers, GPUs, and TPUs.


BACKPROPAGATION




DATA PARALLELISM










MODEL PARALLELISM




PIPELINE PARALLELISM







CPU OFFLOADING



Torres, L. A., Barrios, C. J., & Denneulin, Y. (2021). Computational Resource Consumption in Convolutional Neural Network Training – A Focus on Memory. *Supercomputing Frontiers and Innovations*, 8(1), 45–61. https://doi.org/10.14529/jsfi210104

Our Contribution:

A New Parallelization

Approach in Deep Learning
Using CPU/GPU

Architectures for Memory Optimization

Thesis of Alejandro Torres co-advising with Yves Denneulin







Computo Avanzado y a Gran Escala Advanced and Large Scale Computing Research group









Is it possible to optimize memory usage in training deep neural network models by distributing or parallelizing the Pipeline between the CPU and the GPU/TPU?


By distributing the Pipeline between the CPU and the GPU/TPU, can better results be obtained in training times while maintaining the accuracy of the model prediction?

By having greater storage capacities in the CPU memory to use it as an active actor, is it possible to increase the size of the input batch and thus improve the efficiency of the training?

Does using the CPU and GPU/TPU simultaneously during training involve more or less energy expenditure when comparing training time Vs. Accuracy Vs. Power Consumption?


ALGORITHM APPROACH Important Aspects:

- Complexity of deep learning models.
- Optimization of the search for hyperparameters in large-scale architectures.
- Population based training
- Generalized DL models
- Evolutionary algorithms in PBT
- Minimizing memory size in the produced model.
- Using AI to bring world-class specialist expertise to everyones, at lower cost.
- Expert care, anywhere.



ALGORITHM APPROACH

Our Contribution: Hyperparameters Approach



- Better understanding of PBT-based training mechanisms using distributed computational architectures
- Framework that implements efficient and scalable PBT mechanisms that, through evolutionary algorithms, allows finding generalizable models that minimize memory consumption.
- PBT techniques allow obtaining more optimal generalized models that consume less memory,.

Felix Mejia Thesis, Computational efficiency of the implementation of algorithms in Deep Learning applications for health in large-scale architectures in co-advising with M. Riveill and Collaboration with J. A. Garcia.















Quantum Processor Unit Architecture*





Quantum Computing Over HPC




FIGURE 2. Three macroarchitectures for integrating quantum computing with conventional computing. (a) A local machine remotely accesses a QPU through public cloud network. (b) A network of quantum-accelerated nodes communicate through a common interconnect. (c) A network of quantumaccelerated nodes communicate through both conventional and quantum networks.




FIGURE 3. A component diagram representing the microarchitecture of a HPC-QC node with a common interconnect as depicted in Figure 2(b). The diagram shows the major components needed for the operation of a QPU within the HPC node infrastructure. Individual components are grouped into so-called out-of-band and in-band scopes and are placed on the left-hand and right-hand side of the figure, respectively. The QPU, which contains the qubits and is capable of processing quantum information, is depicted at the lower part, whereas classical information processing components are shown in the upper part of the figure. Several hardware (HW) devices control the QPU environment, which has a direct effect on gubit properties and thus the quality of execution of instructions.

DEPARTMENT: EXPERT OPINION

Quantum Computers for High-Performance

Travis S. Humble , Alexander McCaskey , Dmitry I. Lyakh, and Meenambika Gowrishankar, Quantum Computing Institute, Oak Ridge National Laboratory, Oak Ridge, TN, 37830, USA

Quantum computing systems are developing rapidly as powerful solvers for a variety of real-world calculations. Traditionally, many of these same applications are solved using conventional high-performance computing (HPC) systems, which have progressed sharply through decades of hardware and software improvements. Here, we present a perspective on the motivations and challenges of pairing quantum computing systems with modern HPC infrastructure. We outline considerations and requirements for the use cases, macroarchitecture. microarchitecture, and programming models needed to integrate near-term quantum computers with HPC system, and we conclude with the expectation that such efforts are well within reach of current technology.

igh-performance computing (HPC) systems define the pinnacle of modern computing by drawing on massively parallel processing This leading paradigm for HPC often relies on specialized accelerators and highly tuned networks to optimize data movement and application performance, whereby many computational nodes are connected by high-bandwidth networks to support shared information processing tasks. Existing computational nodes also support highly concurrent execution with multithreaded processing, and technology trends indicate that future node designs will integrate heterogeneous processing paradigms that include conventional central processing units (CPUs), graphics processing units (GPUs), field-programmable gate arrays (FPGAs), and other specialized processors.1 The components of these future computational nodes must be tightly integrated to balance data movement with processing

Please see the Acknowledgements section at the end of the

0272-1732 @ 2021 IEEE Digital Object Identifier 10.1109/MM.2021.3099140

tem performance.

proposed advantage of QCs derives from quantum information processing in which information is encoded in the quantum state of physical systems such as atoms. electrons, and photons.2 These quantum physical systems present the unique features of quantum coherence and quantum entanglement that permit quantum computing to reduce exponentially the computational time and memory needed to solve many problems from chemistry, materials science, finance, and cryptanalysis among other application domains. The advantage afforded to quantum computing is therefore aptly named the "quantum computational advantage," and

power and workload in order to optimize overall sys-

By comparison, quantum computers (QCs) repre

sent a young yet remarkable advance in the science and

technology of computation that are often cited as rivals

or successors to state-of-the-art conventional high-per-

formance computing (HPC) systems. The source of this

recent efforts have focused on besting the world's leading HPC systems to great effect. 3,4,5 Many of the most promising applications of quantum computing overlap strongly with existing applications of HPC,6 which begs the question of how QCs may be integrated with modern HPC to accelerate these


there is now a fervent effort to realize quantum comput-

ing systems that demonstrate this advantage. Notably,

September/October 2021 Published by the IEEE Computer Society

Open Question 4: And Quantum Computing?

Our Contribution: Quantum Computing Theory for Quantum Computing Applications














Computo Avanzado y a Gran Escala Advanced and Large Scale Computing Research group



The term **quantum algorithm** is generally used for those algorithms that incorporate some essential feature of **quantum computing**, such as superposition or entanglement. By using this special features, we can speed up significantly the calculation, that is called **quantum parallelism**.

G. Diaz PhD. Thesis about Classica Resources Consumption in Quantum Computing Simulators (Co-Advising with L. A. Steffenel)

Final Note: A New Approach of the HPC/HPDA Platforms for Unified Advanced Computing Support (! Or ?)

Why an Advanced Computing Platform Vision (and Not Only HPC)?

(Inspired by the Accelerated/Hybrid Computing World)

Programming Approaches

Libraries

Directives

Programming Interpreters

Programming Languages

Accuracy and Acceleration

Easily Use

Maximum Flexibility

Development Environment Versions Store Developer Hubs, Community Platforms, Pipeline Environments IDE
Linux, Mac and Windows
Debugging and Profiling

Debuggers, Profiling and Performance Visualizers


(Open) Compiler Tool Chain

Linkers, Assembly in Open Source or Corporate Development


Enables compiling new languages to platforms, and languages to other architectures

System (HW/MW/SW)
Capabilities


Post Moore and Non-Von Newman



Novel Abstractions and Models




New Computing




Classical Computing

The Many-Architectures Challenge: How to exploit better Advanced Computing Architectures (for All)?



From Why Quantum Computing is Integral to the Future of HPC'. By William "Whurley" Hurley, CEO of Strangeworks

Conclusion: HPC/Advanced Computing Systems



From: Bertels, K., Sarkar, A., Hubregtsen, T., Serrao, M., Mouedenne, A.A., Yadav, A., Krol, A.M., Ashraf, I., & Almudever, C.G. (2020). Quantum Computer Architecture Toward Full-Stack Quantum Accelerators. IEEE Transactions on Quantum Engineering, 1, 1-17.



















What is SC3UIS?



.com and .org

.gov and .CO

International R+D+i

.edu



Application Deployment



Scientific Software Development



SCI- IT Management and Strategic Mediation Support



and Training



Research and Innovation





Where is SC3UIS?







SC3UIS at UIS (@UIS) and Guatiguara

Technology Park

(@PTGuatiguara)





- Founded in 1948 (Following the German /French Polytechnic Model)
- Public State University
- 8 Campus in the Department
 - 4 at Metropolitan Zone of Bucaramanga
 - 4 in Other Regional Cities (Barrancabermeja, Socorro, Malaga, Barbosa)
- 25000 Students (2300 Postgraduate Students)
- 530 Faculty (4 at SC3UIS)
- Support and R+D+I and General Training of SC3UIS








- Guatiguara Site was created in 1989 (New Foundation at 2007 as Technology Park)
- 8 Industrial Corporations
- 3 National Labs
- National Core Repository and ANR Site
- 5 Centers
- High Performance Computing Data Center
 - GUANE-1 and CHAMAN are here!
- R+D+I and Specialized Training Site of SC3UIS







R+D+i Axes (@PTGuatiguara)



2017 Important Numbers

4 Patents
5 Spin Off in Incubation Process
(Potentially for 2018 more than 10)
3 Big International Collaborations (more than 5M USD)

2018 New Axes:
Healthcare
New Generation of Automotive Motors
Human and Social Development



Gracias...

Follow us: @sc3uis



