

Parallel and Scalable Architectures

Carlos Jaime Barrios Hernandez @carlosjaimebh

Why?



Big Problems, Smart Solutions



Challenges

Infrastructure	Platform	Applications
Post Moore Era Architectures • Parallel Balancing, I/O, Memory Challenges	Programmability • New Languages and Compilers	IA and Deep Learning
Dark Sillico	Computing Efficiency	Algorithms Implementation
Exascale Computer Efficiency (Processing/Energy Consumption)	Data Movement and Processing (In Situ, In Transit, Workflows)	Use of Interpretators (as Python)
Hybrid Platforms (CISC+RISC+Others) • TPUs, ARM	HPC as a Service • Science Gateways, Containers	Community versions
Data Management	Viz as a Service (In Situ)	Open Algorithms, Open Data
Advanced Networks	Protocols	Utra Scale Applicatons
Fog/Edge	IA and Deep Learning Frameworks	and more!
HPC@Pocket	Quantum Computing	
Quantum Computing		

About Parallelism



 Concurrency is a property of systems in which several computations are executing simultaneously, and potentially interacting with each other.

- + Implicit parallelism is a characteristic of a programming language that allows a compiler or interpreter to automatically exploit the parallelism inherent to the computations expressed by some of the language's constructs.
- + Explicit parallelism is the representation of concurrent computations by means of primitives in the form of special-purpose directives or function calls.
- We need two (mixed) approach in Architecture: Applications and Hardware (system).

Elements of Parallelism

- 1. Computing Problems
 - Numerical (Intensive Computing, Large Data Sets)
 - Logical (AI Problems)
- 2. Parallel Algorithms and Data Structures
 - + Special Algorithms (Numerical, Symbolic)
 - + Data Structures (Dependency Analysis)
 - + Interdisciplinary Action (Due to the Computing Proble
- 3. System Software Support
 - + High Level Languages (HLL)
 - + Assemblers, Linkers, Loaders
 - + Models Programming
 - + Portable Parallel Programming Directives and Librarie
 - + User Interfaces and Tools
- 4. Compiler Support
 - + Implicit Parallelism Approach
 - + Parallelizing Compiler
 - + Source Codes
 - Explicit parallelism Approach
 - + Programmer Explicitly
 - + Sequential Compilers, Low Level Libraries
 - + Concurrent Compilers (HLL)
 - Concurrency Preserving Compiler
- 5. Parallel Hardware Architecture
 - + Processors
 - + Memory
 - Network and I/O
 - + Storage



Pervasive and Thinking Parallelism



- + It is not a question of « Parallel Universes » (Almost)
- + Data Sources
- + Processing and Treatment
- + Resources (Available and Desire)
- + Energy Consumption
- + Natural "thinking" (Natural Compute?)

Thinking in Parallel (computing) – The Typical Visions



Concurrent: 2 queues, 1 vending machine



Parallel: 2 queues, 2 vending machines

Traditional Sequential Processing



Parallel Processing



Thinking in Parallel (computing) – an OPL hierarchy

Structural Patterns	Computational Patterns	Applications		
Algorithm S	trategy Patterns	Parallel Algorithm Structures	Parallel Machine and Execution Models	Performance Analysis and Optimization
Implementation Strategy Patterns		Parallel Program Structures		
Parallel Exe	ecution Patterns			

Parallel Computing Architectures

Shared Memory



Distributed Memory



Homogeneous Architecture



Heterogeneous Architecture



Flynn's Taxonomy*





* Proposed by M. Flynn in 1966



From J. Armstrong Notes: http://joearms.github.io/2013/04/05/concurrent-and-parallel-programming.html

Any Parallel System is concurrent: Simulatenous Processing, Parallel but limited ressources.

Serial vs Concurrent/Parallel Approach



Reduction in Execution Time (However, overhead problem) Instructions to Multithreading (To exploit Parallelism) Syncrhonization (with all derivated concerns...)

Concurrency vs Concurreny/Parallelism Behavior



Non Shared Processing Ressources (However the Memory...) Switching Parallel Threards (Multitasking, Multithreading)

Shared Processing Ressources Switching Non Parallel Threards (Non Multitasking, Yes Multithreading)

Concurrency vs Concurreny/Parallelism Example



Single System

- Multiple Threads in Runtime
- Almost Synchronization Strategies
- Memory Allocation

Dual System

- Multiple Parallel Threads in Runtime
- Strategies to Paralellism following models (PRAM, LogP, etc) addressed to exploit

memory and overhead reduction

Remember Computer Architecture Representation



Illustration of the Von Neumann Architecture. Both programs and data can be stored in the same memory.

From <u>https://eca.cs.purdue.edu/index.html</u>

- Von Neumann Representation
 - Von Neumann Computer Machines
 - Classical Computers
- Input
- Processor
- Memory
- Output

Remember Computer Architecture Representation



Illustration of the Harvard Architecture that uses two memories, one to hold programs and another to store data.

From https://eca.cs.purdue.edu/index.html

- Non-Von Newmann Representation
 - Non Von Newmann Computer Machines
 - Quantum Computers
 - Harvard Architectures
 - Hybrid Computers (or Post Moore Architectures)
- Processor
- Data Memory
- Instruction Memory
- Output

Machine Models

- What is a machine model?
 - A abstraction describes the operation of a machine.
 - Allowing to associate a value (cost) to each machine operation.
- Why do we need models?
 - Make it easy to reason algorithms
 - Hide the machine implementation details so that general results that apply to a broad class of machines to be obtained.
 - Analyze the achievable complexity (time, space, etc) bounds
 - Analyze maximum parallelism
 - Models are directly related to algorithms.

+ Parallel Machine Model



consists of a von Neumann machine

+ RAM and PRAM Models

RAM. Random Access Machine



PRAM. Parallel Random Access Machine



*RAM (Random Access Machine) model



- Memory consists of infinite array (memory cells).
- Each memory cell holds an infinitely large number.
- Instructions execute sequentially one at a time.
- All instructions take unit time
 - Load/store
 - Arithmetic
 - Logic
- Running time of an algorithm is the number of instructions executed.
- Memory requirement is the number of memory cells used in the algorithm.

RAM (random access machine) model

- The RAM model is the base of algorithm analysis for sequential algorithms although it is not perfect.
 - Memory not infinite
 - Not all memory access take the same time
 - Not all arithmetic operations take the same time
 - Instruction pipelining is not taken into consideration
- The RAM model (with asymptotic analysis) often gives relatively realistic results.

+ PRAM (Parallel RAM)



- A model developed for parallel machines
 - An unbounded collection of processors
 - Each processor has an infinite number of registers
 - An unbounded collection of shared memory cells.
 - All processors can access all memory cells in unit time (when there is no memory conflict).
 - All processors execute PRAM instructions synchronously
 - Somewhat like SIMD, except that different processors can run different instructions in the lock step.
 - Some processors may idle.

+ PRAM (Parallel RAM)



- A model developed for parallel machines
 - Each PRAM instruction executes in 3-phase cycles
 - Read from a share memory cell (if needed)
 - Computation
 - Write to a share memory cell (if needed)
 - Example: for all I, do A[i] = A[i-1]+1;
 - Read A[i-1], compute add 1, write A[i]
- The only way processors exchange data is through the shared memory.

+ PRAM (Parallel RAM)

- PRAM Provides an ideal model of a parallel machine (computer) for analyzing the efficiency of parallel algorithms.
- PRAM composed of
 - P Unmodifiable programs, each composed of optionally labeled instructions
 - a single shared memory composed of a sequence of words, each capable of containing an arbitary integer
 - P accumulators, one associated with each program
 - A read-only input tape
 - A write-only output tape

Parallel time complexity: the number of synchronous steps in the algorithm

Space complexity: the number of share memory

Parallelism: the number of processors used



All processors can do things in a synchronous manner (with infinite shared Memory and infinite local memory), how many steps do it take to complete the task?

PRAM model variations

- EREW, CREW, CRCW (common), CRCW (random), CRCW (Priority)
 - Which model is closer to the practical SMP or multicore machines?
- Model A is computationally stronger than model B if and only if any algorithm written in B will run unchange in A.
 - EREW <= CREW <= CRCW (common) <= CRCW (random)pr</p>
 - And there are other models as BSP, LogP... (To Explore)

+ PRAM algorithm example

- SUM: Add N numbers in memory M[0, 1, ..., N-1]
- Sequential SUM algorithm (O(N) complexity) for (i=0; i<N; i++) sum = sum + M[i];</p>
- PRAM SUM algorithm?

PRAM SUM algorithm



+ Parallel Adition

- Time complexity: log(n) steps
- Parallelism: n/2 processors
- Speed-up (vs sequential algorithm): n/log(n)

PRAM strengths

- Natural extension of RAM
- It is simple and easy to understand
 - Communication and synchronization issues are hided.
- Can be used as a benchmark
 - If an algorithm performs badly in the PRAM model, it will perform badly in reality.
 - A good PRAM program may not be practical though.
- It is useful to reason threaded algorithms for SMP/multicore machines.

PRAM weaknesses

- Model inaccuracies
 - Unbounded local memory (register)
 - All operations take unit time
 - Processors run in lock steps
- Unaccounted costs
 - Non-local memory access
 - Latency
 - Bandwidth
 - Memory access contention

+ PRAM summary

- The RAM model is widely used.
- PRAM is simple and easy to understand
 - This model never reachs beyond the algorithm community.
 - It is getting more important as threaded programming becomes more popular.
- The BSP (bulk synchronous parallel) model is another try after PRAM.
 - Asynchronously progress
 - Model latency and limited bandwidth

Remember...Computing Elements





Multi Processor Computing Framework



+ MPC Execution Model (An Example)




+ MPC Execution Model

(An example of 4 Tasks and 4 threads)

2 MPI tasks + OpenMP parallel region w/ 4 threads (on 2 cores)



http://calcul.math.cnrs.fr/IMG/pdf/Ecole hybride.pdf

+ MPC Execution Model (An Example with GPUs)



+ Parallel Communication





A General Communication – processing Model



+ In Parallel...



c2

+ Interconnection Networks Topologies



+ Flynn's Taxonomy





* Proposed by M. Flynn in 1966

Some Glosary

- Any scalable system is a distributed system.
- Parallel computing uses Scalable Systems
 - Many instructions are carried out simultaneously-concurrently.
 - High Performance Computing (HPC) implies Parallel Computing
- Scalable Systems may be describe in terms of Scalable Architectures.
- Scalable Architectures (hardware point of view) have the characteristics of Scalable Systems.
 - Concurrency, Distribution
- Scalable Architectures support Parallel Computing.
- Of course, Parallel Computing implies parallelism.
- Obviously, Parallel Computing demads Parallel Machines.

+Evolution of Configurable **Architecture** Large Scale Cores ARM (High Single Thread Performance) Dual Scalar + **MultiCore** Manycore Cores Many Cores Arrays arrays (Highly threaded (Symmetric workloads) Multithreading) intel) Processors AMD NUDIA Core

+ MultiProcessing

[parallel processing]



[serial processing]

- Multiprocessing is the use of two or more central processing units (CPUs) within a single computer system.
- In a multiprocessing system, all CPUs may be equal, or some may be reserved for special purposes. A combination of hardware and operating system software design considerations determine the symmetry (or lack thereof) in a given system.
 - Symmetric multiprocessing (SMP).
 - Asymmetric multiprocessing (ASMP).
 - Uniform memory access (UMA) processing.
 - Non-uniform memory access (NUMA) processing.
 - Clustered multiprocessing.
- Tightly coupled multiprocessor system
 - CPUs may have access to a central shared memory (Muticore processors).
- Loosely coupled multiprocessor system

Based on multiple standalone single or dual processor From <u>https://sebastianraschka.com/Articles/2014 multiprocessing.htrdp</u>mmodity computers interconnected via a high speed communication system (As Beowulf Clusters)

+ Multi-core Processor



AMD QuadCore

- A multi-core processor is a single computing component with two or more independent processing units called cores, which read and execute program instructions.
- The technical motivation behind multicore is based on the observation that, for a given semiconductor process technology, power dissipation of modern CPUs is proportional to the third power of clock frequency fc (actually it is linear in fc and quadratic in supply voltage Vcc, but a decrease in fc allows for a proportional decrease inVcc)
- A multi-core processor implements multiprocessing in a single physical package.
- The improvement in performance gained by the use of a multi-core processor depends very much on the software algorithms used and their implementation.



MultiCore Processor



Intel QuickPath Architecture

Single-Core Vs MultiCore



MultiCore Processor Cache Groups





Figure 1.15: Dual-core processor chip with separate L1, L2, and L3 caches (Intel "Montecito"). Each core constitutes its own cache group on all levels. Figure 1.16: Quad-core processor chip, consisting of two dual-cores. Each dual-core has shared L2 and separate L1 caches (Intel "Harpertown"). There are two dual-core L2 groups.

MultiCore Processor Memory





Figure 1.17: Hexa-core processor chip with separate L1 caches, shared L2 caches for pairs of cores and a shared L3 cache for all cores (Intel "Dunnington"). L2 groups are dual-cores, and the L3 group is the whole chip. Figure 1.18: Quad-core processor chip with separate L1 and L2 and a shared L3 cache (AMD "Shanghai" and Intel "Nehalem"). There are four single-core L2 groups, and the L3 group is the whole chip. A built-in memory interface allows to attach memory and other sockets directly without a chipset.



-Multithread Processors



Figure 1.19: Simplified diagram of control/data flow in a (multi-)pipelined microprocessor without SMT. White boxes in the execution units denote pipeline bubbles (stall cycles). Graphics by courtesy of Intel.

Vector Processors





Seymour Cray

Figure 1.21: Block diagram of a prototypical vector processor with 4-track pipelines.

Programming Vector Architectures

A vector CPU can issue a single instruction for a whole array if it is shorter than the vector length:

```
1 Vload Vl(1:N) = B(1:N)

2 vload V2(1:N) = C(1:N)

3 vadd V3(1:N) = Vl(1:N) + V2(1:N)
```

4 vstore A(1:N) = V3(1:N)

Here, V1, V2, and V3 denote vector registers. The distribution of vector indices across the pipeline tracks is automatic. If the array length is larger than the vector length, the loop must be stripmined, i.e., the original arrays are traversed in chunks of the vector

```
1 do S = 1,N,L<sub>v</sub>
2 E = min(N,S+L<sub>v</sub>-1)
3 L = E-S+1
4 vload Vl(1:L) = B(S:E)
5 vload V2(1:L) = C(S:E)
6 vadd V3(1:L) = Vl(1:L) + V2(1:L)
7 vstore A(S:E) = V3(1:L)
8 enddo
```

This is done automatically by the compiler.

Pipeline Utilization Timeline



Pipeline utilization timeline for execution of the vector Triad on the vector processor shown in Figure 1.21. Light gray boxes denote unused arithmetic units.

-Mask Registers and Vectorization



Loop with if/else branch can be vectorized using Mask Registers:

```
do i = 1,N
    if(y(i) .le. 0.d0) then
        x(i) = s * y(i)
    else
        x(i) = y(i) * y(i)
    endif
enddo
```

Conditional false:

```
do i = 1,N
    if(y(i) .ge. 0.d0) then
        x(i) = sqrt(y(i))
    endif
enddo
```

-Vectorization with Gather/Scatter Method



Figure 1.24: Vectorization by the gather/scatter method. Data transfer from/to main memory occurs only for those elements whose corresponding mask entry is true. The same mask is used for loading and storing data.

Massive Parallel Processing (MPP)

- Computer system with many independent arithmetic units or entire microprocessors, that run in parallel
- MPPA is a MIMD (Multiple Instruction streams, Multiple Data) architecture, with distributed memory accessed locally, not shared globally

From Computer Desktop Encyclopedia © 1998 The Computer Language Co. Inc.



Parallel Massive Processors (Manycores)



From https://www.parallella.org/

Remember Architectural Flynn's Taxonomy

SPMD: Parallel Processing Units execute the same program on multiple parts of data SIMD: All processors units are executing the same instructions in any instant.

┿



SIMD



Comparing CPU (Multicore) and GPU (Manycore/massive Multiprocessing)



- Manycore processors are distinct from multi-core processors in that they are optimised from the outset for a higher degree of explicit parallelism, and for higher throughput (or lower power consumption) at the expense of latency and lower single thread performance.
- Manycore processors are specialist multi-core processors designed for a high degree of parallel processing, containing a large number of simpler, independent processor cores.
- Manycore processors are used extensively in embedded computers and highperformance computing.

Parallel Massive Processors Motivation

Peak Double Precision FLOPS

Peak Memory Bandwidth



Table overlays: Theoretical DP GFLOPS and bandwidth of NVIDIA Tesla cards. Light grey italic text represents my guesses.

http://www.ecmwf.int/sites/default/files/HPC-WS-Posey_0.pdf (page 7)

From https://www.nvidia.com

NVIDIA TESLA® Architectur

+



Memory Hierarchy (Quickly View)



- Programming Model and Paradigms observe Hierarchy of Memory
- Memory Hierarchy is an active problem in research and

development.

- Model costs of processing and memory use.
- Energy Models.
- Model costs of both interprocessor communication and memory hierarchy traffic

Gache Mapping (Direct Mapped)



enddo

Figure 1.10: In a direct-mapped cache, memory locations which lie a multiple of the cache size apart are mapped to the same cache line (shaded boxes).

Cache Mapping (Different Cache Way Cache - - . . Way 2 Way Memory

Figure 1.11: In an *m*-way set-associative cache, memory locations which are located a multiple of $\frac{1}{m}$ th of the cache size apart can be mapped to either of *m* cache lines (here shown for m = 2).

Latency Penalties in Memory



Figure 1.12: Timing diagram on the influence of cache misses and subsequent latency penalties for a vector norm loop. The penalty occurs on each new miss.

From : "Introduction to High Performance Computing for Scientists and Engineers" by Georg Hager and Gerhard Wellein,

Prefetch



Figure 1.13: Computation and data transfer can be overlapped much better with prefetching. In this example, two outstanding prefetches are required to hide latency completely.

+ Cluster Computing Architecture















- Supercomputing Platform based on GPGPU 128 TESLA FERMI NVIDIA GPUs
- Peak 205 Tflops (Double)
- 16 Nodes (Hybrid Platform)
- Since 2012 (Obsolete but it still the most powerful machine in Colombia)
- ... however, it exits some different HPC and HPC@Pocket platforms...

HPC Hybrid Systems (HPC@Pocket)

- High Performance Capabilities
 - Multiple Cores (i.e. more than 192 cores in Jetson)
- Co-Design Architecture
 - Allowing multiple networks and protocols
 - Software Implementation Mechanisms (Now, very known, i.e. CUDA, OpenCL... same Python)
 - Low Power
- Low Cost
 - Depending of the device... (≈1 € per core)
- However, Integration/interaction demands efficiency



nVidia® Jetson TK1/TX1
Grid Computing Architecture (Remember the Cluster)

Architecture)

Sequential Applications Sequencial Applications Sequencial Applications Parallel Applications

Parallel Applications

Parallel Programming Environment

Middleware

(Single System Image and Availability Infrastructure)



Grid Computing Architecture and the Middleware



Grid Computing Architecture (Typical Diagram)



[*]From http://gridcafe.web.cern.ch

Grid Computing Architecture Views



[*]From: Grid Computing: Making The Global Infrastructure a Reality



CONSTRUIMOS FUTURO

A Grid Exemple: Grid500

G5K) **Grid'5000** Application ditions injector Measurement tool **Programming Environment** Application Runtime Grid or P2P Middleware **Operating System** Networking

G5K has 5000 processors distributed in 11 sites France wide, for research in Grid Computing, eScience and Cyberinfrastructures

 G5K project aims at building a highly reconfigurable, controlable and monitorable experimental Grid platform

www.grid5000.org

Volunteer Computing

- Volunteer computing is a type of distributed computing in which computer owners donate their computing resources (such as processing power and storage) to one or more "projec •BOINC (Seti@home) •Xgrid
 - •GridMP
- Associated with P2P
- Can be associated with High Throughput Computing (HTC) or High Performance Computing (HCP)

BOINC Architecture

+





UltraScale Systems





Mesh network of micro data centers that process or store



callv

IoT Devices / Sensors Extends Cloud computing and

services to the edge of the

« Ultrascale systems are envisioned as large-scale complex systems joining parallel and distributed computing systems that will be two to three orders of magnitude larger that today's systems » (Carretero et al.)

Fog Computing Architecture



* Tensor Processing Units (TPUs)





https://cloud.google.com/tpu/

Not to Scale

+Volta Tensor Core GPU by NVIDIA®



TENSOR CORE Mixed Precision Matrix Math 4x4 matrices



D

FP16 or

FP32





FP16 or **FP32**

D = AB +

B_{0,2}

B_{1,2}

B_{2,2}

B_{3,2}

B_{0,3}

B_{1,3}

B_{2,3}

B_{3,3}

INSIDE A TESLA V100

21B transistors 815 mm²

80 SM 5120 CUDA Cores

16 GB HBM2 900 GB/s HBM2 300 GB/s **NVLink**



INTRODUCING TESLA V100



The Fastest and Most Productive GPU for Deep Learning and HPC

+ VOLTA NVLINK

NIC CPU NIC NIC CPU H \mathbb{H} 4 PCIe Switches PCIe Switches GPU 0 GPU 1 GPU 4 GPU 5 4 GPU 2 GPU 6 GPU GPU 7 3 NVLink – PCle ----- QPI

300GB/sec 50% more links 28% faster

signaling

VOLTA: INDEPENDENT THREAD SCHEDUL

Communicating Algorithms



Pascal: Lock-Free Algorithms

Threads cannot wait for messages



Volta: Starvation Free Algorithms

Threads may wait for messages

Quantum Unit Processing

- Quantum computing is computing using quantummechanical phenomena, such as superposition and entanglement
- A quantum computer is a device that performs quantum computing
- A quantum computer with a given number of qubits is fundamentally different from a classical computer composed of the same number of classical bits. For example, representing the state of an n-qubit system on a classical computer requires the storage of 2n complex coefficients, while to characterize the state of a classical n-bit system it is sufficient to provide the values of the n bits, that is, only n numbers



Quantum Computing Hardware and Simulators





https://www.dwavesys.com/tutorials/backgroundreading-series/introduction-d-wave-quantumhardware https://atos.net/en/insights-and-innovation/quantumcomputing/atos-quantum

Quantum Computing Architecture



From https://www.nextbigfuture.com/2018/04/improved-quantumerror-correction-could-enable-universal-quantum-computing.html



However, the mathematical aspect is very important!



+ Conclusions

- Abstractions of Parallel Architectures are addressed to understand execution models (to see in detail after for parallel programming execution models).
 - Related with Algorithms
 - Related to Implementation Mechanisms
- Scalability is a condition to understand in some aspects:
 - Hardware
 - Data
 - Processing
- Future Directions in Computer Architecture is Parallel Computing Architecture!



Quantum Fault-tolerance occurs

Experimental Miracle occurs

Questions? (Yes & No)

Thank you! @SC3UIS

